Language
Tags
- ACM
- ASP-DAC
- Award
- BBQ
- DAC
- DAS
- DATE
- design
- device model
- device modeling
- Event
- GLSVLSI
- heart rate
- homomorphic encryption
- ICCAD
- IEE
- IEEE
- IEICE
- IPSJ
- ISCAS
- ISQED
- Journal
- JSAP
- KWS
- Neural network
- novel computation
- organic
- organic circuit
- Party
- power device
- power electronics
- puf
- reliability
- RPPG
- SASIMI
- secure inference
- security
- SSDM
- statistical simulation
- Synthesis
- vital sensing
- VLD
- 研究会
- 研究室見学
- 野球大会
-
Recent Posts
Categories
Kyoto University
Static links
Meta
December 2024 M T W T F S S « Apr 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Archives
Tag Archives: VLD
(日本語) VLSI設計技術研究会2020年3月
Sorry, this entry is only available in 日本語.
Posted in Conference/Workshop
Tagged novel computation, VLD, 研究会
Comments Off on (日本語) VLSI設計技術研究会2020年3月
(日本語) 2019年5月VLD研究会
Posted in Conference/Workshop, Publication
Tagged IEICE, Ising, VLD
Comments Off on (日本語) 2019年5月VLD研究会
(日本語) 2016年3月VLD研究会
Sorry, this entry is only available in 日本語.
Posted in Conference/Workshop, Publication
Tagged IEICE, VLD, 研究会
Comments Off on (日本語) 2016年3月VLD研究会
(日本語) 2015年3月VLD研究会
Sorry, this entry is only available in 日本語.
Posted in Conference/Workshop, Publication
Tagged IEICE, VLD, 研究会
Comments Off on (日本語) 2015年3月VLD研究会
VLD Excellent Student Author Award for ASP-DAC
On March 4th, at Okinawa, Mr. Shintani received the VLD Excellent Student Author Award for ASP-DAC. This award is given to the student who presented an influencial paper in ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC). The prize paper … Continue reading
Posted in Announcement, Award, Conference/Workshop, Publication
Tagged ASP-DAC, Award, IEICE, VLD, 研究会
Comments Off on VLD Excellent Student Author Award for ASP-DAC
(日本語) VLSI設計技術研究会 (VLD)
Sorry, this entry is only available in 中文 and 日本語.
Design Gaia 2012
Zhi Li (master course 2nd degree) has made a presentation about his work at Design Gaia 2012. Zhi Li, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Accurate I/O Buffer Impedance Self-Adjustment using Vth and Temperature Sensors,” IEICE Technical Report, Vol.112, No.320, … Continue reading
参加学会2011年
2011年03月14日~03月16日に,アメリカ合衆国・カリフォルニア州Santa Clara,Hyatt Regency HotelにてISQED(The International Symposium on Quality Electronic Design) Symposium 2011が開催され,M1(当時)の湯浅君が発表を行いました. Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato: “A Fully Pipelined Implementation of Monte Carlo Based SSTA on FPGAs,” in Proc. of International Symposium on Quality Electrical … Continue reading