Language
Tags
- ACM
- ASP-DAC
- Award
- BBQ
- DAC
- DAS
- DATE
- design
- device model
- device modeling
- Event
- GLSVLSI
- heart rate
- homomorphic encryption
- ICCAD
- IEE
- IEEE
- IEICE
- IPSJ
- ISCAS
- ISQED
- Journal
- JSAP
- KWS
- Neural network
- novel computation
- organic
- organic circuit
- Party
- power device
- power electronics
- puf
- reliability
- RPPG
- SASIMI
- secure inference
- security
- SSDM
- statistical simulation
- Synthesis
- vital sensing
- VLD
- 研究会
- 研究室見学
- 野球大会
-
Recent Posts
Categories
Kyoto University
Static links
Meta
December 2024 M T W T F S S « Apr 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Archives
Tag Archives: processor emulation
USENIX2021: paper accepted
The following paper has been accepted for the USENIX Security Symposium 2021, to be held on August 11-13, 2021. Kotaro Matsuoka, Ryotaro Banno, Naoki Matsumoto, Takashi Sato, and Song Bian: “Virtual Secure Platform: A Five-Stage Pipeline Processor over TFHE,” USENIX … Continue reading
Posted in Conference/Workshop
Tagged homomorphic encryption, processor emulation, secure multi-party computing, security
Comments Off on USENIX2021: paper accepted