Language
Tags
- ACM
- ASP-DAC
- Award
- BBQ
- DAC
- DAS
- DATE
- design
- device model
- device modeling
- Event
- GLSVLSI
- heart rate
- homomorphic encryption
- ICCAD
- IEE
- IEEE
- IEICE
- IPSJ
- ISCAS
- ISQED
- Journal
- JSAP
- KWS
- Neural network
- novel computation
- organic
- organic circuit
- Party
- power device
- power electronics
- puf
- reliability
- RPPG
- SASIMI
- secure inference
- security
- SSDM
- statistical simulation
- Synthesis
- vital sensing
- VLD
- 研究会
- 研究室見学
- 野球大会
-
Recent Posts
Categories
Kyoto University
Static links
Meta
October 2024 M T W T F S S « Apr 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Archives
Tag Archives: ISQED
ISQED 2017
Mr. Morita presented his paper at International Symposium on Quality Electronic Design (ISQED) 2017 held in Santa Clara, CA. Mr. Morita’s talk was about the mitigation of the circuit degradation. Replacement of highly stressed logic gates with internal node control … Continue reading
(日本語) ISQED 2016
Sorry, this entry is only available in 日本語.
ISQED2014
Sorry, this entry is only available in 日本語.
ISQED 2013
Sorry, this entry is only available in 中文 and 日本語.
ISQED2013 papers accepted
The following two papers are accepted for presentation at ISQED2013, which will be held at Santa Clara in March 2013. Hiromitsu Awano, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Multi-Trap RTN Parameter Extraction Based on Bayesian Inference,” International Symposium on Quality … Continue reading
ISQED2012 (03/19-03/21)
2012年3月19日〜21日に,アメリカ合衆国・カリフォルニア州Santa Clara,Techmart Centerにて開催された ISQED (The International Symposium on Quality Electronic Design) Symposium 2012 で,佐藤が研究成果の発表を行いました. Takashi Sato, Hiromitsu Awano, Hirofumi Shimizu, Hiroshi Tsutsui, and Hiroyuki Ochi: “Statistical Observations of NBTI-Induced Threshold Voltage Shifts on Small Channel-Area Devices,” in Proc. of International … Continue reading
参加学会2011年
2011年03月14日~03月16日に,アメリカ合衆国・カリフォルニア州Santa Clara,Hyatt Regency HotelにてISQED(The International Symposium on Quality Electronic Design) Symposium 2011が開催され,M1(当時)の湯浅君が発表を行いました. Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato: “A Fully Pipelined Implementation of Monte Carlo Based SSTA on FPGAs,” in Proc. of International Symposium on Quality Electrical … Continue reading
参加学会2010年
2010年03月18日~03月19日に,アメリカ合衆国・カリフォルニア州San Francisco,Marriott Fisherman’s WharfにてTAU 2010(ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU Workshop) )が開催され,B4(当時)の片山君が発表を行いました. Kentaro Katayama, Takanori Date, Hiroyuki Ochi, and Takashi Sato: “Sequential Importance Sampling for Low-Probability and High-Dimensional SRAM Yield Analysis,” … Continue reading