Language
Tags
- ACM
- ASP-DAC
- Award
- BBQ
- DAC
- DAS
- DATE
- design
- device model
- device modeling
- Event
- GLSVLSI
- heart rate
- homomorphic encryption
- ICCAD
- IEE
- IEEE
- IEICE
- IPSJ
- ISCAS
- ISQED
- Journal
- JSAP
- KWS
- Neural network
- novel computation
- organic
- organic circuit
- Party
- power device
- power electronics
- puf
- reliability
- RPPG
- SASIMI
- secure inference
- security
- SSDM
- statistical simulation
- Synthesis
- vital sensing
- VLD
- 研究会
- 研究室見学
- 野球大会
-
Recent Posts
Categories
Kyoto University
Static links
Meta
September 2024 M T W T F S S « Apr 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Archives
Tag Archives: GLSVLSI
Student paper presented at GLSVLSI 2016
Sorry, this entry is only available in 日本語.
Posted in Conference/Workshop
Tagged GLSVLSI, IEEE
Comments Off on Student paper presented at GLSVLSI 2016
Paper accepted for GLSVLSI2013
The following paper is accepted for presentation at GLSVLSI2013, which will be held on May 2-4 in Paris, France. Takumi Morishita, Hiroshi Tsutsui, Hiroyuki Ochi and Takashi Sato, ”Fast and Memory-Efficient GPU Implementations of Krylov Subspace Methods for Efficient Power … Continue reading
Posted in Conference/Workshop
Tagged ACM, GLSVLSI, IEEE
Comments Off on Paper accepted for GLSVLSI2013
参加学会2011年
2011年03月14日~03月16日に,アメリカ合衆国・カリフォルニア州Santa Clara,Hyatt Regency HotelにてISQED(The International Symposium on Quality Electronic Design) Symposium 2011が開催され,M1(当時)の湯浅君が発表を行いました. Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato: “A Fully Pipelined Implementation of Monte Carlo Based SSTA on FPGAs,” in Proc. of International Symposium on Quality Electrical … Continue reading