Language
Tags
- ACM
- ASP-DAC
- Award
- BBQ
- DAC
- DAS
- DATE
- design
- device model
- device modeling
- Event
- GLSVLSI
- heart rate
- homomorphic encryption
- ICCAD
- IEE
- IEEE
- IEICE
- IPSJ
- ISCAS
- ISQED
- Journal
- JSAP
- KWS
- Neural network
- novel computation
- organic
- organic circuit
- Party
- power device
- power electronics
- puf
- reliability
- RPPG
- SASIMI
- secure inference
- security
- SSDM
- statistical simulation
- Synthesis
- vital sensing
- VLD
- 研究会
- 研究室見学
- 野球大会
-
Recent Posts
Categories
Kyoto University
Static links
Meta
May 2025 M T W T F S S « Apr 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Archives
Tag Archives: IEICE
Design Gaia 2012
Zhi Li (master course 2nd degree) has made a presentation about his work at Design Gaia 2012. Zhi Li, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Accurate I/O Buffer Impedance Self-Adjustment using Vth and Temperature Sensors,” IEICE Technical Report, Vol.112, No.320, … Continue reading
Accepted for publication in IEICE Transactions on Information and Systems
The following paper has been accepted for publication in IEICE Transactions on Information and Systems. Michihiro Shintani and Takashi Sato, “Device-Parameter Estimation Through IDDQ Signatures,” IEICE Transactions on Information and Systems. (to appear)
Posted in Publication
Tagged IEICE, Journal
Comments Off on Accepted for publication in IEICE Transactions on Information and Systems
The 25th Workshop on Circuits and Systems @Awaji Yumebutai International Conference Center
On July 30th, Mr. Morishita and Mr. Kawashima, who are master course students, have presented their works at the 25th Workshop on Circuits and Systems held at Awaji Yumebutai International Conference Center. Takumi Morishita, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi … Continue reading
Posted in Conference/Workshop
Tagged IEICE, KWS
Comments Off on The 25th Workshop on Circuits and Systems @Awaji Yumebutai International Conference Center
Encouraging Prize from the 24th Workshop on Circuits and Systems
At the 25th Workshop on Circuits and System, Mr Kawashima, a second year graduate student, has been awarded an encouraging prize with respect to his following work presented in the same conference last year. Junya Kawashima, Hiroyuki Ochi, Hiroshi Tsutsui, and … Continue reading
Posted in Announcement, Award
Tagged Award, IEICE, KWS
Comments Off on Encouraging Prize from the 24th Workshop on Circuits and Systems
Papers accepted for publication in IEICE Trans. Fundamentals, Special Section on “VLSI Design and CAD Algorithms”
The following two papers have been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Special Section on “VLSI Design and CAD Algorithms”, December 2012 Issue. Hiromitsu Awano, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Bayesian … Continue reading
Posted in Publication
Tagged IEICE, Journal
Comments Off on Papers accepted for publication in IEICE Trans. Fundamentals, Special Section on “VLSI Design and CAD Algorithms”
IEICE Trans. Fundamentals, Special Section on “VLSI Design and CAD Algorithms” への採録決定
The following two papers have been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Special Section on “VLSI Design and CAD Algorithms”, December 2012 Issue. Hiromitsu Awano, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Bayesian … Continue reading
Posted in Publication
Tagged IEICE, Journal
Comments Off on IEICE Trans. Fundamentals, Special Section on “VLSI Design and CAD Algorithms” への採録決定
スマートインフォメディアシステム(SIS)研究会(6/14-15)@帯広市とかちプラザ
2012年6月14日〜15日に帯広市とかちプラザにて開催されたスマートインフォメディアシステム(SIS)研究会にて筒井(助教)が研究成果を発表しました. 前野 達生, 筒井 弘, 尾上 孝雄, “動き検出履歴とコスト最適化に基づくデインタレース手法に関する検討”, 電子情報通信学会技術研究報告, Vol.112, No.78, SIS2012-15, pp.77-82, 2012年6月.
Posted in Conference/Workshop
Tagged IEICE, 研究会
Comments Off on スマートインフォメディアシステム(SIS)研究会(6/14-15)@帯広市とかちプラザ
参加学会2011年
2011年03月14日~03月16日に,アメリカ合衆国・カリフォルニア州Santa Clara,Hyatt Regency HotelにてISQED(The International Symposium on Quality Electronic Design) Symposium 2011が開催され,M1(当時)の湯浅君が発表を行いました. Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato: “A Fully Pipelined Implementation of Monte Carlo Based SSTA on FPGAs,” in Proc. of International Symposium on Quality Electrical … Continue reading