This gallery contains 9 photos.
Sorry, this entry is only available in 中文 and 日本語.
The following paper has been accepted in the IEICE Transactions on Electronics. Koh Yamanaga, Shiho Hagiwara, Ryo Takahashi, Kazuya Masu, and Takashi Sato, “State-Dependence of On-Chip Power Distribution Network Capacitance: Measurement and Analysis, to appear in IEICE Transactions on Electronics, … Continue reading
Sorry, this entry is only available in 中文 and 日本語.
The following papers are published on Trans. IEICE. Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi and Takashi Sato, “Parallel acceleration scheme for Monte Carlo based SSTA using generalized STA processing element,” IEICE Transactions on Electronics, Vol.E96-C, No.4, pp.473-481, April, 2013. (Kyoto … Continue reading
Sorry, this entry is only available in 中文 and 日本語.
Sorry, this entry is only available in 中文 and 日本語.
On March 4th, at Okinawa, Mr. Shintani received the VLD Excellent Student Author Award for ASP-DAC. This award is given to the student who presented an influencial paper in ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC). The prize paper … Continue reading
Sorry, this entry is only available in 中文 and 日本語.
The following papers are published on IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Special Section on “VLSI Design and CAD Algorithms”. Hiromitsu Awano, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Bayesian Estimation of Multi-Trap RTN Parameters using … Continue reading
The following two papers has been accepted for publication in IEICE Transactions on Electronics, Special Section on Solid-State Circuit Design – Architecture, Circuit, Device and Design Methodology. Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato, “Parallel Acceleration Scheme for Monte … Continue reading