Category Archives: Conference/Workshop

(日本語) 2017年 電子情報通信学会 総合大会

Posted on Tuesday April 4th, 2017 by hiromoto

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged | Comments Off on (日本語) 2017年 電子情報通信学会 総合大会

ISQED 2017

Posted on Tuesday March 28th, 2017 by hiromoto

Mr. Morita presented his paper at International Symposium on Quality Electronic Design (ISQED) 2017 held in Santa Clara, CA. Mr. Morita’s talk was about the mitigation of the circuit degradation. Replacement of highly stressed logic gates with internal node control … Continue reading →

Posted in Conference/Workshop, Publication | Tagged | Comments Off on ISQED 2017

(日本語) 第30回 回路とシステムワークショップ 採択決定

Posted on Thursday March 16th, 2017 by hiromoto

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged , | Comments Off on (日本語) 第30回 回路とシステムワークショップ 採択決定

(日本語) 2017年3月SIS研究会

Posted on Tuesday March 7th, 2017 by hiromoto

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged , , | Comments Off on (日本語) 2017年3月SIS研究会

Student paper accepted for presentation in DAC 2017

Posted on Monday February 13th, 2017 by hiromoto

The following paper has been accepted for presentation in DAC 2017 (ACM/IEEE Design Automation Conference). Song Bian, Michihiro Shintani, Masayuki Hiromoto, and Takashi Sato: “LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations,” in Proc. of ACM/IEEE Design Automation … Continue reading →

Posted in Conference/Workshop, Publication | Tagged , , | Comments Off on Student paper accepted for presentation in DAC 2017

ACM/IEEE ASPDAC 2017

Posted on Wednesday January 25th, 2017 by ts

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged , , | Comments Off on ACM/IEEE ASPDAC 2017

(日本語) 第42回パルテノン研究会

Posted on Tuesday December 20th, 2016 by hiromoto

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged | Comments Off on (日本語) 第42回パルテノン研究会

Student paper accepted for presentation in ISQED 2017

Posted on Tuesday December 6th, 2016 by hiromoto

The following paper has been accepted for presentation in ISQED 2017 (International Symposium on Quality Electronic Design). Shumpei Morita, Song Bian, Michihiro Shintani, Masayuki Hiromoto, and Takashi Sato: “Comparative Study of Path Selection and Objective Function in Replacing NBTI Mitigation Logic,” … Continue reading →

Posted in Conference/Workshop, Publication | Tagged | Comments Off on Student paper accepted for presentation in ISQED 2017

Student paper accepted for presentation in ICMTS 2017

Posted on Monday December 5th, 2016 by hiromoto

The following paper has been accepted for presentation in ICMTS 2017 (International Conference on Microelectronic Test Structures). Kazuki Oishi, Michihiro Shintani, Masayuki Hiromoto, and Takashi Sato: “Input Capacitance Determination of Power MOSFETs from Switching Trajectories,” in Proc. of International Conference … Continue reading →

Posted in Conference/Workshop, Publication | Tagged | Comments Off on Student paper accepted for presentation in ICMTS 2017

NOLTA 2016

Posted on Monday December 5th, 2016 by hiromoto

Dr. Shintani and Mr. Zhou presented their papers at International Symposium on Nonlinear Theory and Its Applications (NOLTA 2016) held in Yugawara, Japan. Dr. Shintani’s talk was on the gate driver without its switching loss. As switching frequency increases, the … Continue reading →

Posted in Conference/Workshop, Publication | Comments Off on NOLTA 2016