Author Archives: hiromoto

(日本語) 2016年 電子情報通信学会 総合大会

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged | Comments Off on (日本語) 2016年 電子情報通信学会 総合大会

(日本語) 平成28年 電気学会全国大会

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged | Comments Off on (日本語) 平成28年 電気学会全国大会

(日本語) 第29回 回路とシステムワークショップ 採択決定

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged , | Comments Off on (日本語) 第29回 回路とシステムワークショップ 採択決定

IPSJ Yamashita SIG Research Award

H. Awano received the “IPSJ Yamashita SIG Research Award” on the following paper. 粟野 皓光, 廣本 正之, 佐藤 高史: “3996トランジスタにおけるNBTI劣化の統計的ばらつき”, 情報処理学会DAシンポジウム2014 (於 岐阜県下呂市 ホテル下呂温泉水明館), pp.3-8, 2014年8月.

Posted in Award | Tagged , | Comments Off on IPSJ Yamashita SIG Research Award

AR.Drone contest 2016

The 3rd AR.Drone contest was held on March 8th at Kyoto Research Park. This event is a part of the Spring Design School held by “Collaborative Graduate Program in Design”.  The objective of the contest is to develop a program … Continue reading

Posted in Event | Tagged | Comments Off on AR.Drone contest 2016

(日本語) 2016年3月VLD研究会

Sorry, this entry is only available in 日本語.

Posted in Conference/Workshop, Publication | Tagged , , | Comments Off on (日本語) 2016年3月VLD研究会

Student papers accepted for publication in IEICE journal

Following papers written by students (D3 and M1) have been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Hiromitsu Awano, Masayuki Hiromoto, and Takashi Sato: “Efficient Aging-Aware SRAM Failure Probability Calculation via Particle Filter … Continue reading

Posted in Publication | Tagged , | Comments Off on Student papers accepted for publication in IEICE journal

Lab tour for EE students

Lab tour for prospective senior students in EE has been held on Feb. 24, 2016.  Students who are interested in joining our group but missed the lab tour, contact us via e-mail.

Posted in Event | Tagged , | Comments Off on Lab tour for EE students

Student paper accepted for presentation in DAC 2016

The following paper has been accepted for presentation in DAC 2016 (ACM/IEEE Design Automation Conference). Hiromitsu Awano and Takashi Sato, “Efficient Transistor-level Timing Yield Estimation via Line Sampling,” ACM/IEEE Design Automation Conference (DAC), accepted for presentation, Jun 2016. (Austin, TX)

Posted in Conference/Workshop, Publication | Tagged | Comments Off on Student paper accepted for presentation in DAC 2016

Student paper accepted for presentation in GLSVLSI 2016

A paper is accepted for presentation in GLSVLSI 2016 (Boston, MA). Song Bian, Michihiro Shintani, Shumpei Morita, Hiromitsu Awano, Masayuki Hiromoto, and Takashi Sato: “Workload-Aware Worst Path Analysis of Processor-Scale NBTI Degradation,” Great Lakes Symposium on VLSI (GLSVLSI) (Boston, MA), … Continue reading

Posted in Conference/Workshop, Publication | Comments Off on Student paper accepted for presentation in GLSVLSI 2016