Tag Archives: Journal

Student paper accepted for publication in IEICE journal

Posted on Thursday August 17th, 2017 by hiromoto

Following paper written by D1 student has been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Song Bian, Shumpei Morita, Michihiro Shintani, Hiromitsu Awano, Masayuki Hiromoto, and Takashi Sato: “Identification and Application of Invariant … Continue reading →

Posted in Publication | Tagged , | Comments Off on Student paper accepted for publication in IEICE journal

Paper published in IEEE Trans. VLSI

Posted on Tuesday August 1st, 2017 by ts

Sorry, this entry is only available in 日本語.

Posted in Publication | Tagged , , | Comments Off on Paper published in IEEE Trans. VLSI

Paper Published on IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Posted on Wednesday July 19th, 2017 by hiromoto

The following paper has been published on IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Replacement of highly stressed logic gates with internal node control (INC) logics is known to be an effective way to alleviate timing degradation … Continue reading →

Posted in Publication | Tagged , | Comments Off on Paper Published on IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Paper accepted for publication in IEEE Transactions on Biomedical Engineering

Posted on Sunday April 16th, 2017 by hiromoto

The following paper has been accepted for publication in IEEE Transactions on Biomedical Engineering (TBME). Yuya Fujita, Masayuki Hiromoto, and Takashi Sato: “PARHELIA: Particle Filter-Based Heart Rate Estimation from Photoplethysmographic Signals During Physical Exercise,” IEEE Transactions on Biomedical Engineering, 2017. … Continue reading →

Posted in Publication | Tagged , , | Comments Off on Paper accepted for publication in IEEE Transactions on Biomedical Engineering

Student paper accepted for publication in IEICE journal

Posted on Tuesday February 28th, 2017 by hiromoto

Following paper written by M1 student has been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Shumpei Morita, Song Bian, Michihiro Shintani, Masayuki Hiromoto, and Takashi Sato: “Utilization of Path-Clustering in Efficient Stress-Control Gate … Continue reading →

Posted in Publication | Tagged , | Comments Off on Student paper accepted for publication in IEICE journal

Paper accepted for publication in IEEE Transactions on Very Large Scale Integration Systems

Posted on Thursday January 5th, 2017 by ts

The following paper has been accepted for publication in IEEE Transactions on Very Large Scale Integration Systems (TVLSI). Hiromitsu Awano, Shumpei Morita, and Takashi Sato: “Scalable device array for statistical characterization of BTI-related parameters,” IEEE Transactions on Very Large Scale … Continue reading →

Posted in Publication | Tagged , , | Comments Off on Paper accepted for publication in IEEE Transactions on Very Large Scale Integration Systems

Paper accepted for publication in Japanese Journal of Applied Physics

Posted on Monday December 19th, 2016 by hiromoto

The following paper has been accepted for publication in Japanese Journal of Applied Physics (JJAP). Michihiro Shintani, Yohei Nakamura, Masayuki Hiromoto, Takashi Hikihara, and Takashi Sato: “Measurement and Modeling on Gate-Drain Capacitance of Silicon Carbide Vertical MOSFET,” Japanese Journal of … Continue reading →

Posted in Publication | Tagged | Comments Off on Paper accepted for publication in Japanese Journal of Applied Physics

Paper accepted for publication in Journal of Electronic Testing: Theory and Applications

Posted on Wednesday August 24th, 2016 by hiromoto

Following paper has been accepted for publication in Journal of Electronic Testing: Theory and Applications (JETTA). Michihiro Shintani, Takumi Uezono, Kazumi Hatayama, Kazuya Masu, and Takashi Sato: “Path Clustering for Test Pattern Reduction of Variation-Aware Adaptive Path Delay Testing,” Journal … Continue reading →

Posted in Publication | Tagged , | Comments Off on Paper accepted for publication in Journal of Electronic Testing: Theory and Applications

Student papers accepted for publication in IEICE journal

Posted on Saturday March 5th, 2016 by hiromoto

Following papers written by students (D3 and M1) have been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Hiromitsu Awano, Masayuki Hiromoto, and Takashi Sato: “Efficient Aging-Aware SRAM Failure Probability Calculation via Particle Filter … Continue reading →

Posted in Publication | Tagged , | Comments Off on Student papers accepted for publication in IEICE journal

(日本語) IEICE Transactions on Electronicsへの論文採録決定

Posted on Wednesday March 25th, 2015 by hiromoto

Sorry, this entry is only available in 日本語.

Posted in Publication | Tagged , | Comments Off on (日本語) IEICE Transactions on Electronicsへの論文採録決定