The following paper has been accepted for presentation in DAC 2016
(ACM/IEEE Design Automation Conference).
- Hiromitsu Awano and Takashi Sato, “Efficient Transistor-level Timing Yield Estimation via Line Sampling,” ACM/IEEE Design Automation Conference (DAC), accepted for presentation, Jun 2016. (Austin, TX)