Monthly Archives: February 2018

A paper accepted for publication in IEICE journal

The following paper has been accepted for publication in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Masayuki Hiromoto, Motoki Yoshinaga, and Takashi Sato: “MRO-PUF: Physically Unclonable Function with Enhanced Resistance against Machine Learning Attacks Utilizing Instantaneous Output … Continue reading

Posted in Publication | Tagged , | Comments Off on A paper accepted for publication in IEICE journal

(日本語) 3回生(研究室配属対象者)向け研究室見学会開催

Sorry, this entry is only available in 日本語.

Posted in Event | Tagged , | Comments Off on (日本語) 3回生(研究室配属対象者)向け研究室見学会開催

Paper Published on IEICE Transactions on Information and Systems

The following paper has been published on IEICE Transactions on Information and Systems. An area-efficient FPGA-based annealing processor that is based on Ising model is proposed. The proposed processor eliminates random number generators (RNGs) and temperature schedulers, which are the … Continue reading

Posted in Publication | Tagged , | Comments Off on Paper Published on IEICE Transactions on Information and Systems

(日本語) DAC2018採択決定

Sorry, this entry is only available in 日本語.

Posted in Uncategorized | Comments Off on (日本語) DAC2018採択決定

Paper accepted for publication in IEEE Transactions on Power Electronics

The following paper has been accepted for publication in IEEE Transactions on Power Electronics (TPEL). Michihiro Shintani, Yohei Nakamura, Kazuki Oishi, Masayuki Hiromoto, Takashi Hikihara, and Takashi Sato: “Surface-Potential-Based Silicon Carbide Power MOSFET Model for Circuit Simulation,” IEEE Transactions on … Continue reading

Posted in Publication | Tagged , , | Comments Off on Paper accepted for publication in IEEE Transactions on Power Electronics